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Abstract This paper proposes input-parallel output-parallel 
(IPOP) three-level (TL) DC/DC converters with the interleaving 
control strategy, which is composed with two four-switch half-
bridge TL (HBTL) DC/DC converters featuring with simple and 
compact circuit structures. Due to the IPOP structure, the 
component current stresses in the proposed converters are 
reduced. More significantly, the combination of the proposed 
IPOP TL circuit structure and the interleaving control strategy 
can largely reduce the ripple currents on the two input capacitors 
not only by doubling the frequencies of the ripple currents on two 
input capacitors but also by counteracting part of these ripple 
currents according to the operation principle of the proposed 
converters. Therefore, the proposed IPOP TL DC/DC converters 
with the interleaving control strategy can improve the 
performances of the converters in increasing the lifetimes of the 
input capacitors and minimizing the sizes of the input capacitors. 
Finally, the simulation and experimental results are presented to 
verify the effectiveness and feasibility of the proposed converters 
combined with the interleaving control strategy. 
Keywords DC/DC converter; input-parallel output-parallel 
(IPOP); three-level (TL). 
I.  INTRODUCTION 
In 1992, a three-level (TL) DC/DC converter was first 
proposed in [1], [2] to lower the voltage stress on the power 
switches for high voltage applications. Due to the advantage of 
low voltage stress on the power switches of the TL structure, 
many studies have been done on the TL DC/DC converters [3-
6], which make them more applicable. In paper [7], a novel 
four-switch half-bridge TL (HBTL) DC/DC converter was 
proposed, which features only adding one block capacitor but 
removing two clamped diodes comparing with the 
conventional TL DC/DC converter [4]. Therefore, the four-
switch TL DC/DC converter has simpler and more compact 
structure, which is the most attractive feature for an industrial 
application. Then, many studies have been done based on the 
circuit structure of the four-switch HBTL converter [8-11]. The 
new solutions to achieve the wide range soft-switching are 
discussed in [8]. A secondary-side phase-shift-controlled ZVS 
DC/DC converter with wide voltage gain and a three-phase 
DC/DC converter with low voltage stress on the power 
switches are proposed in [9] and [10] respectively for high 
voltage applications. In addition, a new control strategy is 
proposed to balance the voltages on the two input capacitors 
for the four-switch HBTL DC/DC converter [11]. The above 
literatures mainly focus on the topics about soft switching 
techniques, the efficiency, and the capacitor voltage 
balance control strategy. But few studies pay attentions on the 
ripple currents flowing through the two input capacitors which 
make significant effects on the reliability of the converter [12]. 
This paper proposes the input-parallel output-parallel 
(IPOP) TL DC/DC converters composed of the two four-
switch HBTL DC/DC converters to reduce the ripples current 
on the two input capacitors. Due to the IPOP circuit structure, 
the current stresses of the components in the proposed 
converters are reduced by dividing the total power among the 
two paralleled converters. More importantly, by combining the 
proposed circuit structure and the interleaving control strategy, 
the ripple currents on the two input capacitors can be greatly 
reduced not only by doubling the frequencies of the ripple 
currents on the two input capacitors but also by counteracting 
part of these ripple currents according to the operation principle 
of the proposed converters. Finally, the proposed IPOP TL 
DC/DC converters with the interleaving control strategy are 
verified by the simulation and experimentation results. 
This paper is organized as follows. Section II illustrates the 
circuit structure and operation principle of the proposed 
converters. Section III analyzes the performances of the 
proposed converters associated with the interleaving control 
strategy. Section IV presents the simulation and experimental 
results to verify the proposed converters with the interleaving 
control strategy. Finally, the main contributions of this paper 
are summarized in Section V. 
II. CIRCUIT STRUCTURE AND OPERATION PRINCIPLE 
Fig. 1 shows the circuit structure of the proposed IPOP TL 
DC/DC converters, which is composed of the two four-switch 
HBTL DC/DC converters namely module-1 and module-2. 
There are two sharing input capacitors C1 and C2 used to split 
the input voltage Vin into two voltages V1 and V2 and one 
sharing output filter capacitor Co as shown in Fig. 1. In the 
module-1, S1-S4 and D1-D4 are power switches and diodes; Tr1 
is the high frequency transformer; Lr1 is the leakage inductance 
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of Tr1; Cb1 is the DC-blocking capacitor; Dr1-Dr4 are output 
rectifier diodes; Lo1 is the output filter inductor. The circuit 
structure of the module-2 is the same as that of the module-1, 
in which S5-S8 and D5-D8 are power switches and diodes; Tr2 is 
the high frequency transformer; Lr2 is the leakage inductance of 
Tr2; Cb2 is the DC-blocking capacitor; Dr5-Dr8 are output 
rectifier diodes; Lo2 is the output filter inductor. In Fig. 1, iin is 
the input current; ic1 and ic2 are ripple currents on C1 and C2, 
respectively; ip1 and ip2 are primary currents of Tr1 and Tr2; iLo1 
and iLo2 are currents through Lo1 and Lo2; Vcb1 and Vcb2 are 
voltages on Cb1 and Cb2; io and Vo are the output current and 
output voltage; Vab is the voltage between point a and b; Vcd is 
the voltage between point c and d; n1 and n2 are turns ratios of 
Tr1 and Tr2. 
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Fig. 1. Structure of the proposed IPOP TL DC/DC converters. 
Fig. 2 shows the main operation waveforms of the 
proposed converters with the interleaving control strategy. In 
Fig. 2, drv1-drv8 are eight driving signals of the power switches 
S1-S8, d1, d2 are duty ratios in one switching period, Ts is the 
time of one switching period, and (S1, S2), (S3, S4), (S5, S6), and 
(S7, S8) are complementary switch pairs. (S1, S7), (S2, S8), (S3, 
S5), and (S4, S6) are switch pairs having the same driving 
signal as shown in Fig. 2(b). 
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Fig. 2. Main operation waveforms. 
In order to simplify the following analysis, it is assumed 
that: 1) the output filters inductors Lo1 and Lo2 are large 
enough to be considered as the current sources; 2) all the 
power switches are ideal, which means the effects of the 
parasitic capacitors are neglected; 3) the parameters of two 
modules are identical, which means n1 = n2 = N; Lr1 = Lr2 = Lr; 
ip1 = -ip2 = ip; 4) the input current iin is considered as a constant 
in the switching period due to the effect from the output 
impedance of the input power supply and impedance of the 
input line on the input current. 
Fig. 3 shows the equivalent circuits to illustrate the 
operation principle of the proposed converter with the 
interleaving control strategy shown in Fig. 2. 
Stage 1 [t0-t1]: At t0, switches S2 and S8 are turned off. Vab 
increases to Vin/2 and Vcd decreases to Vin/2. The currents ip1 
and ip2 would only freewheel through D1, S5, Lr2, Tr2, Cb2, D7, 
S3, Cb1, Tr1, and Lr1 but not flow through C1, which means the 
ip1 through C1 and ip2 through C1 counteract each other, as 
highlighted in Fig. 2. Therefore, during this stage, ic1 and ic2 
are the same, which are both -iin. 
Stage 2 [t1-t2]: At t1, switches S1 and S7 are turned on at 
zero-voltage. The currents ip1 and ip2 would freewheel through 
S1, S5, Lr2, Tr2, Cb2, S7, S3, Cb1, Tr1, and Lr1, which means the ip1 
through C1 and ip2 through C1 still counteract each other, as 
highlighted in Fig. 2. Therefore, these switching actions have 
no effect on ic1 and ic2 whose values maintain -iin. 
Stage 3 [t2-t3]: At t2, the switches S3 and S5 are turned off. 
The current ip1 would freewheel through S1, C1, C2, and D4. Vab 
increases to Vin, therefore ip1 starts to increase linearly. The 
current ip2 would freewheel through S7 and D6. Vcd decreases 
to 0 V, therefore ip2 begins to decrease linearly. The 
expressions of ip1 and ip2 are 
1 2( )2 2
o in
p
r
i Vi t t
N L
                          (1) 
2 2( )2 2
o in
p
r
i Vi t t
N L
                           (2) 
The currents ic1 and ic2 change to -(|iin|+|ip1|) from -iin and 
start to increase. During this stage, output rectifier diodes Dr1-
Dr4 and Dr5-Dr8 turn on simultaneously, therefore there is no 
power transferring from the input power and Cb1 to the output. 
Stage 4 [t3-t4]: At t3, switches S4 and S6 are turned on at 
zero-voltage. The current ip1 would freewheel through S1, C1, 
C2, and S4. The voltage of Vab remains Vin. The current ip2 
would freewheel through S7 and S6. The voltage of Vcd still 
equals to 0 V. During this stage, ic1 and ic2 are still increasing 
and their absolute values stay at |iin|+|ip1|. 
Stage 5 [t4-t5]: At t4, ip1 increases to 0 A and ip2 decreases to 
0 A, then current directions of ip1 and ip2 begin to change, the 
absolute value of ic1 and ic2 change to |iin|-|ip1|. 
Stage 6 [t5-t6]: At t5, the currents ic1 and ic2 increase to 0 A, 
then the current directions of ic1 and ic2 begin to change, the 
absolute value of ic1 and ic2 change to |ip1|-|iin|. 
Stage 7 [t6-t7]: At t6, the current ip1 reaches to io/2N, and 
then the input power begins to be transferred to output through 
Tr1, Dr1, and Dr4. The current ip2 decreases to -io/2N, and then 
the power from Cb2 begins to transfer to output through Tr2, 
Dr6, and Dr7. ip1 and ip2 are kept at io/2N and -io/2N. During this 
period, the absolute value of ic1 and ic2 remain |ip1|-|iin|. 
The analysis of the second half switching period [t7-t14] is 
similar to the first half period [t0-t7], which is not repeated here. 
At t14, the following operation in next period starts, which is 
the same as the first switching period. 
Based on the above analysis, it can be observed that part of 
the ripple current ic1 can be counteracted as highlighted time 
periods in Fig. 2 because the primary current ip1 through C1 and 
ip2 through C1 would counteract each other during these 
highlighted time periods, which is illustrated in the above 
principle analysis of the Stage 1 and Stage 2. 
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Fig. 3. Equivalent Circuits. (a) [t0-t1]. (b) [t1-t2]. (c) [t2-t3]. (d) [t3-t4]. (e) [t4-t5]. (f) [t5-t6]. (g) [t6-t7]. 
III. PERFORMANCES OF PROPOSED CONVERTERS 
In this section, the performances of the proposed IPOP TL 
converters associated with the interleaving control strategy are 
analyzed in detail. 
A. Voltage stresses on Power switches 
The voltage stresses on the power switches S1-S8 are only 
half of the input voltage (Vin/2) in the steady operations due to 
the TL structure. 
B. Duty Cycle Loss 
The expression of the duty cycle loss in one switching 
period can be given by 
6 2
1 2
4
2 ( ) r oloss loss loss
s in s
t t L i
d d d
T N V T
          (3) 
where dloss1 and dloss2 are the duty cycle losses of the two four-
switch HBTL DC/DC converters, and is the time of one 
switching period. 
C. Output Voltage Characteristic 
After considering the effect of the duty cycle loss on the 
output voltage Vo, Vo can be calculated by 
1 1
2
( ) ( )
2
in loss r o
o in
in s
V d L iV d V d
N N V T
         (4) 
where d1 is the duty ratio for S2, S4, S6, and S8 in one cycle. 
D. Ripple Currents on Input Capacitors 
Due to the interleaving control strategy, the frequencies of 
ic1 and ic2 are twice of the switching frequency. According to 
Fig. 2, the ripple currents ic1 and ic2 in a half switching period 
can be expressed as 
0 2
1 2
1 2 7
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i t t
i i
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            (5) 
By using the interleaving control strategy, the currents ip1 
and ip2 are just opposite as shown in Fig. 2. The expressions of 
ip1 and ip2 in a half switching period can be given by 
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Substituting (6) into (5), the ripple currents ic1 and ic2 in a 
half switching period can be rewritten by 
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The time intervals [t2-t6] and [t9-t13] as shown in Fig. 2 can 
be described as 
6 2 13 9
2 r o
in
L it t t t
N V
                     (8) 
According to (7) and (8), the root-mean-square (RMS) 
values of ic1 and ic2 with the interleaving control strategy 
namely ic1_rms and ic2_rms can be calculated by 
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IV. SIMULTION AND EXPERIMENTAL VERIFICATION 
A. Simulation Verification 
A simulation model is built in PLECS to verify the 
proposed IPOP TL DC/DC converters with the interleaving 
control strategy, whose circuit parameters are listed in 
Appendix. In the simulation, the input voltage is 550 V, the 
output voltage is 50 V, and the output power is 1-kW. 
Fig. 4 shows the simulation results. From Fig. 4, it can be 
seen that the frequencies of ic1 and ic2 with the interleaving 
control strategy are twice of that without the interleaving 
control strategy. In addition, the RMS values of ic1 and ic2 are 
5.8 A and 3.2 A, respectively, as shown in Fig. 4(a). After 
using the interleaving control strategy, the RMS values of ic1 
and ic2 reduce to both 1.76 A as shown in Fig. 6(b). 
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Fig. 4. Simulation results. (a) Without the interleaving control strategy. (b) 
With the interleaving control strategy. 
In order to analyze the influence of the parameter 
mismatch between the two modules on ic1 and ic2, some 
simulation results are shown in Table I. The variables are the 
leakage inductors and transformer turns ratios. In Table I, Lr 
= Lr2  Lr1 and n1, n2 are the transformer turns ratios of Tr1 and 
Tr2, respectively. The results of the RMS values of ic1 and ic2 
are shown in Table I, where the input voltage is 550 V, the 
output voltage is 50 V, and the output power is 1-kW. From 
Table I, it can be observed that the parameter mismatch 
between the two modules would cause the increase of the 
RMS values of ic1 and ic2, but these increasing values are very 
small, which means the RMS values of ic1 and ic2 when using 
interleaving control strategy and having parameter mismatch 
are still much smaller than that without the interleaving 
control strategy. 
In summary, the simulation results verify that the ripple 
currents on the two input capacitors can be greatly reduced 
due to the combination of the proposed IPOP TL circuit 
structure and the interleaving control strategy. 
TABLE I.  SIMULATION RESULTS ABOUT PARAMETER MISMATCH BETWEEN TWO MODULES 
Interleaving Control Strategy 
Variables Results 
Lr1 (uH) Lr2 (uH) Lr (uH) n1 n2 RMS of ic1 (A) RMS of ic2 (A) 
without 
30 30 0 38/13 38/13 5.8 3.2 
30 40 10 38/13 40/13 5.5 3.0 
with 
30 30 0 38/13 38/13 1.76 1.76 
30 40 10 38/13 38/13 1.91 1.8 
30 30 0 38/13 40/13 2.2 1.86 
30 40 10 38/13 40/13 2.47 1.97 
 
B. Experimental Verification 
In order to verify the proposed IPOP TL DC/DC converters 
with the interleaving control strategy, a laboratory prototype is 
built, whose circuit parameters are shown in Appendix. In the 
built prototype, SPW47N60C3 is adopted as the primary power 
switches; MBR20200CTG is selected for the output rectifier 
diodes. In the experiments, the input voltage is 550 V, the 
output voltage is 50 V, and the output power is 1-kW. The 
performances of the established prototype are shown in Figs. 5 
and 6. Fig. 5 shows the currents ip1, ip2 and voltages Vin, Vo 
without and with the interleaving control strategy. From Fig. 
5(b), it can be seen that ip1 and ip2 are just opposite because of 
utilizing the interleaving control strategy. Fig. 6 shows the 
currents ic1, ic2 and voltages Vab, Vcd without and with the 
interleaving control strategy. In Fig. 6(b), the frequencies of ic1 
and ic2 with the interleaving control strategy are twice of that 
without the interleaving control strategy. The RMS values of ic1 
and ic2 without the interleaving control strategy are 5.6 A and 
3.19 A, respectively, as shown in Fig. 6(a). However, the RMS 
values of ic1 and ic2 with the interleaving control strategy are 
reduced to 1.69 A and 1.68 A, respectively, as shown in Fig. 
6(b). 
Based on the experimental results, it can be concluded that: 
1) the frequencies of ic1 and ic2 with the interleaving control 
strategy are twice of that without the interleaving control 
strategy; 2) the part of the ripple current ic1 can be counteracted 
by combining the proposed IPOP TL circuit structure and the 
interleaving control strategy as highlighted in Fig. 6, which is 
consistent with the theoretical analysis in Section II; and 3) 
based on the benefits of (1) and (2), the ripple currents on the 
two input capacitors can be greatly reduced. 
The efficiency curves with the various input voltages are 
shown in Fig. 7. From Fig. 7, it can be seen that the maximum 
efficiency with the interleaving control strategy is over 95% 
and the efficiencies with the interleaving control strategy are 
slightly higher than that without the interleaving control 
strategy. 
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Fig. 5. Experimental results including Vin, Vo, ip1, and ip2 under 1-kW. (a) 
Without the interleaving control strategy. (b) With the interleaving control 
strategy. 
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Fig. 6. Experimental results including Vab, Vcd, ic1, and ic2 under 1-kW. (a) 
Without the interleaving control strategy. (b) With the interleaving control 
strategy. 
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Fig. 7. Measured efficiency curves with the various input voltages. 
V. CONCLUSION 
In this paper, the input-parallel output-parallel (IPOP) TL 
DC/DC converters with the interleaving control strategy are 
proposed, which compromise the two four-switch HBTL 
DC/DC converters featuring with the simple and compact 
circuit structures. The component current stresses in the 
proposed converters are reduced because of the IPOP circuit 
structure. More importantly, combining the proposed 
converters and the interleaving control strategy can greatly 
reduce the ripple currents on the two input capacitors not only 
by doubling the frequencies of the ripple currents on the two 
input capacitors but also by counteracting part of these ripple 
currents due to the operation principle of the proposed circuit 
structure. Therefore, the proposed converters associated with 
the interleaving control strategy can improve the performances 
of the converters in 
stresses, prolonging the , and 
 
APPENDIX
TABLE II.  PARMETERS OF SIMULATION MODEL AND EXPERIMENTAL 
PROTOTYPE 
Description Parameter 
Turns Ratios of Tr1 and Tr2 38:13 
Leakage Inductances Lr1 and Lr2 (uH) 30 
Output Filter Capacitor Co (uF) 470 
Output Filter Inductors Lo1 and Lo2 (uH) 100 
Input Capacitors C1 and C2 (uF) 14.4 
DC-blocking Capacitors Cb1 and Cb2 (uF) 6 
Switching Frequency (kHz) 50 
Dead Time (ns) 400 
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